

**UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of: : By the Examiner:  
Christopher L. Hamlin :  
: :  
Serial No.: :  
: :  
Filed: August 4, 2003 : Group Art Unit:

Title: METHOD AND APPARATUS FOR MAPPING PLATFORM-BASED DESIGN TO  
MULTIPLE FOUNDRY PROCESSES

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

---

**CERTIFICATE OF MAILING UNDER 37 C.F.R. §1.8**

I hereby certify that this correspondence is being deposited with the United States Postal Service on  
August 4, 2003, in a First Class envelope, with sufficient postage thereon, addressed to:  
Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

  
ReNea D. Berggren

DATED: August 4, 2003

Dear Sir:

**INFORMATION DISCLOSURE STATEMENT**

Applicant submits herewith patents, publications or other information of which he is aware,  
which he believes may be material to the patentability of this application and in respect of which  
there may be a duty to disclose in accordance with 37 CFR 1.56.

While this Information Disclosure Statement may be "material" pursuant to 37 CFR 1.56, it  
is not intended to constitute an admission that any patent, publication or other information referred  
to herein is "prior art" for this invention unless specifically designated as such.

In accordance with 37 CFR 1.97(g) the filing of this Information Disclosure Statement shall not be construed to mean that a search has been made or that no other material information as defined in 37 CFR 1.56(a) exists.

The attached form, PTO-1449, provides a listing of patents, publications, or other information as required by 37 CFR 1.98(a)(1).

A copy of each of these items on PTO-1449 is supplied herewith.

Please direct all correspondence and telephone calls to:



24319

LEO PETERS  
INTELLECTUAL PROPERTY LAW DEPARTMENT  
LSI LOGIC CORPORATION  
M/S D-106  
1551 McCARTHY BLVD.  
MILPITAS, CA 95035

DATED: August 4, 2003.

Respectfully submitted,  
Christopher L. Hamlin,  
LSI Logic Corporation,

By   
Peng Zhu  
Reg. N° 48,063

SUITER • WEST PC LLO  
14301 FNB PARKWAY, SUITE 220  
OMAHA NE 68154-5299  
(402) 496-0300 (TELEPHONE)  
(402) 496-0333 (TELECOPIER)

In Place of FORM PTO-1449 (Modified)

**LIST OF PATENTS AND PUBLICATIONS FOR  
APPLICANT'S INFORMATION DISCLOSURE  
STATEMENT**

Serial No.: Christopher L. Hamlin  
Applicant: Christopher L. Hamlin  
Filing Date: August 4, 2003  
Group:  
Atty. Docket No.: 03-0339

Reference Designation

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
AAA						
ABA						
ACA						
ADA						
AEA						
AFA						
AGA						
AHA						
AIA						
AJA						

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes      No
AKA						
ALA						
AMA						
ANA						
AOA						

**OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)**

Examiner Initial

- APA Reliability in CMOS IC Design: Physical Failure Mechanisms and their Modeling  
 AQA MOSIS Scalable CMOS (SCMOS) Design Rules (Revision 8.0) updated April 25, 2003;  
<http://www.mosis.org/Technical/Designrules/scmos/scmos-main.html>; 04/30/03  
 ARA

Examiner:

Date Considered:

EXAMINER: Initial if reference considered, whether nor not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.